Abstract: Lower saturation current flowing through the same cell twice is a major drawback of vertical stack array transistor architecture. A loading effect further reduces the saturation current and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results